

CAUTION:
 Switching off 1V8 to GAPMod also means switching off a few I/Os not dedicated to the HyperMem -- in particular UART. Not a big deal as normally this is done when GAP8 is in deep sleep. However in future, may want to revisit GAPMod design to allow cutting only power to HyperMem, not to GAPIO mem I/Os.

RECOMMENDATIONS:
 > Place input C closest to Vin and GND (*critical placement*)
 > VOS is sensitive high-Z line; keep away from noisy signals (esp. SW)
 > Use very wide and short traces for current and Gnd paths

For all LDOs:
 Place output cap close to LDO output pin

Always ON
 To NINA and GAP8 SAFE_IO

Place cap close to LDO output pin

PU ensures 1V8 is enabled if GPIO is high-Z (typ. after reset: Flash on 1V8 must be powered for boot)

NOTES:
 > Nominal 2.2uF cap in 0402 size (w/ t=0.5mm), X5R/X7R ~1uF actual under 3V bias


Power Management


X Cauchy / Greenwaves Technologies

GAPoC_A_V0.3

17/02/2020 23:29

Sheet: 2/8





Connectors and Switches	
GAPoC_A_V0.3	
17/02/2020 23:29	
Sheet: 4/8	

Issue if wired-ANDing HYPER_RSTO# with NRESET and switching off 1V8 from GAP8 GPIO: would cause assertion of HYPER_RSTO# hence of NRESET and therefore reset of GAP8 !


1 2 3 4 5 6

A

B


C

D




NB:
 - Slight static power consumption when switch is closed (3V/10K=300uA)
 - Default switch position = (0) / Open - for normal use case

Open/closed switches :
 1: n/a
 2: selects UART for NINA or for Conn.
 3: selects if Fuse Power Enable is Off/forced on
 4: selects if Fuse Power Enable is controlled from GPIO (dont select ForcedOn + GPIO-based)
 5: selects normal or bootload/restore modes at NINA startup
 6: selects if GAP_A3 is available as GPIO on connector or is recycled as heartbeat LED



One non-plated hole in each corner



Switches & Electro-mechanics	
GAPoC_A_V0.3	
17/02/2020 23:29	
Sheet: 5/8	


1 2 3 4 5 6

A

B

C

D




18mm interaxis M12 S-mount




No electrical connection. Instantiate to have keepouts and holes from associated symbol in layout.

Not used outside LVDS


No stereoscopy



A voir: better solution than just truncating by dropping 2 LSBs from CIS ???




Place resistors close to source drivers (always discard one with NC)




Back-up only, in case need to test STANDBY

RESET_BAR must be low for 750ns after power stable & for at least 20 cycles after SYCLK stable -- Taking into account that MEMS osc. start-up time is up to 1.3ms



Bypass of VDD pins Place close to pins 1, 6, 14



Bypass of VAA and VAAPIX Place close to pins 35, 39, 40

Image Sensor

Use common Ground Plane but partition layout into an analogue region (no dig. signal over it) and a digital region

GAPoC_A_V0.3	
17/02/2020 23:29	
Sheet: 6/8	

	1	2	3	4	5	6	
A	<p>Copyright 2019 GreenWaves Technologies</p> <p>Licensed under the Solderpad Hardware License, Version 2.0 (the "License"); you may not use this work except in compliance with the License. You may obtain a copy of the License at</p> <p>http://solderpad.org/licenses/SHL-2.0/</p> <p>Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.</p>						A
B							B
C							C
D							D
	1	2	3	4	5	6	

GAPoC__A_V0.3	
17/02/2020 23:29	
Sheet: 7/8	