

VREG ——— P\$20BIS  
 XTAL\_EN ——— P\$21BIS


Pins #20bis and #21bus  
 not on GAPMod v1.0

#1/GAP_A4	P\$1	GAP_A4
#2/GAP_B3	P\$2	GAP_B3
#3/GAP_A3	P\$3	GAP_A3
#4/GAP_B2	P\$4	GAP_B2
#5/GAP_A2	P\$5	GAP_A2
#6/GAP_B1	P\$6	GAP_B1
#7/GAP_A44	P\$7	GAP_A44
#8/GAP_B40	P\$8	GAP_B40
#9/GAP_D1	P\$9	GAP_D1
#10/GAP_A43	P\$10	GAP_A43
#11/GAP_B39	P\$11	GAP_B39
#12/GAP_A42	P\$12	GAP_A42
#13/GAP_B38	P\$13	GAP_B38
#14/GAP_A41	P\$14	GAP_A41
#15/GAP_A40	P\$15	GAP_A40
#16/GAP_B36	P\$16	GAP_B36
#17/GAP_A38	P\$17	GAP_A38
#18/GAP_A37	P\$18	GAP_A37
#19/GAP_A36	P\$19	GAP_A36
#20BIS/VREG	P\$20	GND
#21BIS/VXTAL_EN	P\$21	GND
#22/GND	P\$22	GND
#23/2V5_FUSE	P\$23	2V5_FUSE
#24/STM8_PB0_ADC	P\$24	STM8_PB0_ADC
#25/STM8_PD0_GNDPULL	P\$25	STM8_PD0_GNDPULL
#26/STM8_PC5_POWEREN	P\$26	STM8_PC5_POWEREN
#27/STM8_PB2	P\$27	STM8_PB2
#28/STM8_PA0_SWIM	P\$28	STM8_PA0_SWIM
#29/GND	P\$29	GND
#30/GAP_A29	P\$30	GAP_A29
#31/GAP_B26	P\$31	GAP_B26
#32/GAP_B25	P\$32	GAP_B25
#33/RFU/NC	P\$33	
#34/GAP_A26	P\$34	GAP_A26
#35/GAP_B23	P\$35	GAP_B23
#36/GAP_A24	P\$36	GAP_A24
#37/GAP_A25	P\$37	GAP_A25
#38/GAP_B22	P\$38	GAP_B22
#39/GND	P\$39	GND
#40/NRESET	P\$40	NRESET
#41/HYPER_RSTO#	P\$41	HYPER_RSTO#
#42/GAP_A7_VT	P\$42	GAP_A7_VT
#43/GAP_B6_VT	P\$43	GAP_B6_VT
#44/GAP_B12	P\$44	GAP_B12
#45/GAP_A13	P\$45	GAP_A13
#46/GND	P\$46	GND
#47/GAP_B11	P\$47	GAP_B11
#48/GND	P\$48	GND
#49/GAP_A5	P\$49	GAP_A5
#50/GAP_B4	P\$50	GAP_B4
#51/GND	P\$51	GND
#52/GAP_B34	P\$52	GAP_B34
#53/V_CAMIO	P\$53	VCAMIO
#54/GND	P\$54	GND
#55/GAP_B37	P\$55	GAP_B37
#56/V_CAMIO	P\$56	VCAMIO
#57/GAP_B27	P\$57	GAP_B27
#58/VDD_STM8_SAFEIO	P\$58	VDD_STM8_SAFEIO
#59/GAP_A28	P\$59	GAP_A28
#60/GND	P\$60	GND
#61/3V_1V8_MEMCORE_MEMIO	P\$61	3V_1V8_MEMCORE_MEMIO
#62/3V_1V8_MEMCORE_MEMIO	P\$62	3V_1V8_MEMCORE_MEMIO
#63/HYPER_INT#	P\$63	HYPER_INT#
#64/GAP_B13	P\$64	GAP_B13

Dummy Component –  
 This is to represent the set of I/O pads at bottom of GAPMod board


(c) GreenWaves Technologies	
Author: Xavier Cauchy	
GAPMod Top Level	
GAPMOD-V1.1_SCHEMATIC	
15/01/2019 12:09	
Sheet: 1/5	

TOP1



1 2 3 4 5 6


A




Populate R12 if backward compatibility w/ GAPMod v1.0 required

Close to U4

Clips for optional shielding case NOT IN GAPMod1.1



B




100nF caps close to GAP8 pins A34 (VIN\_DCDC/RAR\_AVD) and B31 (VIN\_DCDC/RAR\_AVD)PWR)

!!! Follow component placement & routing recommendations of GAP8 Datasheet section 11, pp365-66 !!!


Pay special attention to XTAL signals and AVDD/AVSS routing/shielding. See GAP8 datasheet section 11 (PCB Design).

C




Shield track from GAP8 pin RAR\_LX (D4) to inductor (switching noise)

Caps close to pin GAP\_A35 (sensing of VREG)



Place cap close to GAP8 pins "XTAL\_AVDD"






D

<p>(c) GreenWaves Technologies Author: Xavier Cauchy</p>	Power Management + XTAL
	GAPMOD-V1.1_SCHEMATIC
	15/01/2019 12:09
	Sheet: 3/5

1 2 3 4 5 6

Uart from GAP8  
Uart to GAP8



STM8 -  
UART voltage translation & muxing


TITLE: GAPMOD-V1.1\_SCHEMATIC

Document Number:

REV:

Date: 15/01/2019 12:09

Sheet: 4/5



Copyright 2019 GreenWaves Technologies

Licensed under the Solderpad HardwareLicense, Version 2.0 (the "License");  
you may not use this file except in compliance with the License.  
You may obtain a copy of the License at

<http://solderpad.org/licenses/SHL-2.0/>

Unless required by applicable law or agreed to in writing, software  
distributed under the License is distributed on an "AS IS" BASIS,  
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.  
See the License for the specific language governing permissions and  
limitations under the License.